(D) REMARKS, including DRAWING AMENDMENTS, if any

- The amendments to the claims hereinabove are trivial in that no new elements have been
- incorporated from the specification. As such, no new search is required to complete
- 4 prosecution of this application. More particularly, Claim 4 has been amended to correct and
- 5 conform the claim technologically to the Detailed Disclosure and the other claims regarding the
- same element; see e.g., claim 9. The reasoning for the amendment to Claim 1 is detailed
- below. Neither amendment is related to the references alleged to be material to the claims for
- 8 the following reasons.

- The issue is whether claims 1, 4, 5 and 9 of the Alter invention are obvious under Sec. 103 in
- view of alleged "admitted prior art (APA)," U.S. Pat. No. 6,734,093 (Sabin) and U.S. Pat. No.
- 11 6,255,737 (Hashimoto).
- The rejections in the present Final Action are substantially verbatim to the prior Office Action,
- mailed 07/22/2004. Applicant filed extensive Remarks on Sept. 9, 2004, incorporated herein by
- reference in their entirety. Using the words of the reference documents themselves, it is
- unmistakably clear from those Remarks that Sabin does not stand for the proposition asserted
- by the Office. Namely, Sabin et al. nowhere ". . .include a capacitor structure having the
- bonding pad metal layer/first plate and a metal layer/second plate separated by a dielectric layer
- 18 (see 50, 20 and 30 respectively in FIG. 2: Col. 2, lines 15-65)." Final Action, Page 3, about line
- 19 10-12). In the first Office Action this alleged disclosure is referred to as showing a "conventional"
- capacitor structure." Page 4, line 7. In the Final Office Action, this alleged disclosure is referred
- to as just "a capacitor." Page 3, line10.
- Not only is it clear that the structure of Sabin is not a conventional capacitor, it is clear that
- 23 Sabin never thinks of nor refers to his invention of a Method for Placing Active Circuits Beneath
- Active Bonding Pads (Title) as using nor disclosing any such capacitor element. Both Actions
- arguments are extrapolations or interpretations of the reference and ignore that in Sabin's own
- 26 words, the shown structure and Detailed Description of Sabin teaches that the depicted IC's

1	active devices are lactive circuits 10 (Col. 2, ii. 40-41). There is nothing in Sabin's words that		
2	active circuits include the Office's combination of elements 50, 20, 30, selectively chosen to		
3	make the argument of these Actions. In other words, from the aforesaid quotes from the Action,		
4	in Sabin's own words element 50 is the "bonding pad" itself, element 30 is a "dielectric		
5	layer[that]electrically isolates the metal array 20 from the pad." Nowhere in Sabin does		
6	Sabin himself say that this is a capacitor nor is intended as part of "active circuits 10."		
7	This alleged "capacitor" is a fabrication of the Office Action based on applicant's disclosure in		
8	order to build a case for rejection where the reference itself in its own words does not stand for		
9	the proposition asserted. The rejections should be withdrawn on this ground.		
0	Furthermore, the Action finds a capacitor where the Sabin structure drawings may look like a		
1	capacitor when Sabin himself asserts that structure has as its true purposes a physical barrier,		
12			
13	"so that the bonding pad may be subjected to thermal and mechanical stresses withou		
14	damaging the underlying active circuits." Abstract (emphasis added);		
15	and		
16	"Therefore, what is needed is a method for fabricating a bonding pad structure which		
17	allows the placement of active circuits beneath a bonding pad, without damaging or		
18	otherwise affecting the performance of the active circuits," Col. 1, II. 45-48;		
19	and		
20	"the underlying structure over which a bonding pad may be formed. ***helps absorb		
21	compressive stress and insulates from thermal stress during the bonding process." Col.		
22	2, II. 37, 53-55 (emphasis added).		
23	The Action's alleged capacitor only exists as a fabrication intended to defeat the present		
24	application based on the application's disclosure. This is prima facie hindsight reasoning. The		
25	law is clear. Hindsight reasoning using the invention for which a patent is sought as a template		
26	is impermissible. Texas Instruments, Inc. v. ITC, 26 USPQ2d 1018 (CA FC 1993). It is		

respectfully requested that the rejections must be withdrawn for this reason.

1	The primary reference Sabin, failing to stand	for a proposition asserted can not be then	
2	combined with other references. It fails to provide the fundamental teaching, suggestion,		
3	incentive, inference or motive for combination. Again, the rejections must be withdrawn on this		
4	ground also.		
5	Moreover, the alleged capacitor constructed	for bolstering the argument of the Office from Sabin	
6	uses the bonding pad 50 itself as a "first plate." Page 3, line. 11. Alter's independent claims for		
7	the species under examination are for:		
8	An integrated circuit structure cor	nprising:	
9	a circuit die;		
10	at least one input-output pad for o	connecting to said circuit die;	
11	wafer-level packaging including a	n electrically conductive material beam and at	
12	least one active circuit element wherein	the active circuit element integrates therein at	
13	least a segment of said beam.		
14	9. A wafer-level packaged integrate	d circuit device comprising:	
15	a circuit die having at least one ir	put-output pad and a top metal layer;	
16	a wafer-level package including a	dielectric material layer superjacent said die	
17	and a conductive material beam encaps	ulated in said dielectric material layer and	
18	leading to a connector bump on an exte	rnal surface of said dielectric material layer; and	
19	an ESD protection capacitor integ	rated into said top metal layer, <i>using a</i>	
20	predetermined segment of said beam as a first plate and having a grounded second		
21	plate embedded in said dielectric materi	al layer proximate said segment.	
22	Emphases added.		
23	Applicant Alter does not use a bonding pad i	tself as does the Action's alleged capacitor	
24	structure. In fact, it is unmistakable that by claims 1 and 9 including the "input-output pad" as		

1	separate element, that Alter is a teaching directly contrary to the Action's alleged Sabin
2	capacitor. Proceeding contrary to the wisdom of the prior art is "strong evidence" of non-
3	obviousness. W.L. Gore & Assoc., Inc. V. Garlock, 220 USPQ 303 (CA FC 1983). Therefore,
4	again, it is respectfully requested that the rejections be withdrawn.
5	Moreover, as previously pointed out in the present applicant's prior Reply, the secondary
6	reference in its own words evidences that Hashimoto's problem and purpose is clearly defined
7	in his own words,
8	"apart from the stress absorbing layer, thermal stress can be effectively absorbed."
9	Col. 1, II. 34-35."
10	Hashimoto goes on throughout the patent in his own words describing methods and structures
11	to the thermal stress problem. Again, this has nothing to do with the invention described and
12	claimed by Alter. Again, the rejections should be withdrawn on this ground.
13	Furthermore, the Final Action makes the argument,
14	"to incorporate at least one active circuit element such as a capacitor/ESD capacitor
15	being integrated in the WSP with at least a segment of the conductive beam, the
16	capacitor/ESD capacitor having a first plate formed by a predefined region of said beam
17	and a grounded second plate embedded in a top level metallization layer of the die
18	proximate the predetermined region as taught by Sabin et al. and Hashimoto so that the
19	desired ESD protection and noise reduction can be achieved and the
20	reliability/.performance of the IC structure can be improved in the APA." Final Action,
21	Page 3, last para Page 4.
22	This is neither what the combination shows nor what Alter claims nor, in fact, a useful construct
23	at all. First, as shown from Sabin's own words, there is no capacitor. Second, the Examiner

himself above uses the bonding pad 50 as the top plate of the alleged capacitor, supra. Now in

conclusion, it inexplicably has become a "predefined region of said beam." Third, there is no

24

1	WLP beam, except in Alter's disclosure. Fourth, how can a "grounded second plate" be
2	embedded in a top level metallization layer of the die" without grounding out and making
3	useless the entire die? The combination of APA, Sabin et al. and Hashimoto failing to stand for
4	the propositions asserted, it is again respectfully requested that the rejections be withdrawn.
. 5	Lastly, with regard to the amendment to claim 1 made herein, in Response to Argument, the
6	Action alleges "Furthermore, the limitations as recited in claims 1 and 9, include "conductive
7	material beam" and not "bump-out beams".
8	Claim 1 reads in fact:
9	"wafer-level packaging including an electrically conductive material beam"
, 10	and Claim 9 reads in fact:
11	"a wafer-level package including a dielectric material layer superjacent said die
12	and a conductive material beam".
13	It is axiomatic that claims are not to be interpreted in a vacuum. Slimfold Mfg. Col v. Kinkead
14	Indus.,810 f.2d 1113, 1 USPQ 2d 1563 (Fed. Cir. 1987); Moleculon Res. Corp. v. CBS, Inc., 793
15	F.2d 1261, 229 USPQ 805 (Fed. Cir. 1986). The claim and specification language must be
16	considered. DMI, Inc. v. Deere & Co., 755 F.2d 1570, 225 USPQ 236 (Fed. Cir. 1985). By
17	ignoring the present application's use of the claims limitations as discussed in the Detailed
18	Description, the argument as set forth in the Action ignores this requirement. Understanding, or
19	Interpreting, a limitation already in a claim in light of the Detailed Description is not the same as
20	an impermissible reading of a limitation into a claim. Otherwise, these court decisions are
21	rendered meaningless.
22	Thus, when these clauses of these claims are read in entirety, rather than selectively and
23	disjointedly, it is clear that the "beam" is the specifically included WLP beam which is also
24	known in the art colloquially as a "bump-out beam." Those skilled in the art would recognize the

identity by reading the phrase as a whole. Nevertheless, in order to advance prosecution,

applicant adds the colloquial terms to claim 1, supra.

25

SUMMARY AND CONCLUSIONS

Alter teaches novel, non-obvious uses and improvements for wafer-level packaging and active
IC components integrated directly into elements of the wafer-level packaging. The references
cited are irrelevant and immaterial to all Alter's claims and the rejection argument based on an
interpretation and fabrication of claim elements where none exist in the words of the references
themselves.

7 8

9

10

1

23456

Based upon the foregoing, it is submitted that the application now presents claims which are directed to novel, unobvious and distinct features of the present invention which are an advancement to the state of the art. Reconsideration and early allowance of all claims is respectfully requested. The right is expressly reserved to reassert any and all arguments, including the raising of new arguments, should a Notice of Allowance not be forthcoming.

12

13

14

16

ુ 11

Questions or suggestions that will advance the case to allowance may be directed to the undersigned by teleconference at the Examiner's convenience.

15 Date: 12/08/2004

Respectfully submitted, MICREL, Incorporated

17 18

19

2021 Eugene H. Valet

Valet.Patents@verizon.net

23 314 10th Ave. South

24 Edmonds WA 98020

Eugene H. Valet

Attorney Reg. No. 31435

#25- 672-3147 ♬ Fax 425-640-0525